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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
This thesis proposes an algorithm to determine the core tests ordering of a 
system-on-chip (SoC) which permits shorter SoC test application time. The suggested 
enhanced rectangle packing test scheduling algorithm is implemented using Microsoft 
C++ object oriented programming language. The previous method, rectangle packing 
algorithm is also developed in the same language. Both algorithms are applied to eleven 
ITC’02 SoC test benchmarks for test time comparison purpose. This chapter introduces 
the research background, related previous work, motivation and problem statements, 
objectives, scope of work and the research contribution. The organization of this thesis is 
summarized at the end of the chapter. 
 
 
 
1.1   Background and Motivation 
 
 
SoC or a core-based system is comprised of a set of cores (also referred as 
modules, blocks, or macros). Cores are simply some well-partitioned, pre-defined and 
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pre-verified pieces of logic to be combined with glue logic to become the designed 
complex system. Cores may, for instance, be digital signal processing (DSP) block, 
central processing unit (CPU), memory array, high speed signal interface (HSSI) module, 
and any user-defined logic macros. They can be reused design from previous projects or 
bought over from core vendors [1].   
 
 
SoC has emerged to be the most popular integrated circuit (IC) design approach 
nowadays. The rapid growth of SoC design complexity has made the development of 
SoC test solution thorny, at the same time led to significant raise of SoC test application 
time. Consequently, semiconductor industry is urging for an efficient SoC test solution 
to ease the test development process besides cutting down the overall SoC test 
application time for maximum test cost reduction.  
 
 
 
 
1.2  Previous Work 
 
 
In general, SoC test related issues include the optimal design of test wrapper and 
test access mechanism (TAM), and SoC test scheduling algorithm for test application 
time optimization. Many research works have been carried out in recent years to address 
these issues.   
 
 
Most of the earlier papers proposed methods to solve the wrapper design and the 
TAM design independently. It’s not until 2002 when Iyengar et al. [2] first introduced 
the approach to cater test wrapper and TAM design optimization in-conjunction by 
proposing an integrated wrapper/TAM design co-optimization which has effectively 
balanced out the wrapper scan chain length for test application time optimization in any 
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given TAM width. Zou et al. [3] then further improved the test wrapper design by 
considering core without internal scan chains.  
 
 
With the establishment of balanced wrapper scan chain concept for test wrapper 
and TAM design, more focus has been put on the optimization of SoC test scheduling 
algorithm and the co-optimization of wrapper design and test scheduling. In [2], the co-
optimization technique is based on the combination of integrated linear programming 
(ILP) with exhaustive enumeration. However, this method was limited to fixed TAM 
width configuration which is rigid and frequently leads to expensive CPU processing 
time. Thus, they formulated the SoC test scheduling as a 2-dimensional bin-packing 
problem (rectangle packing problem) for more flexible TAM width configuration which 
consume less CPU time [4]. However, the SoC test application time for most of the 
benchmark circuits was higher than [2]. Xia et al. [5] introduced the algorithm that 
realized vertical rectangle splitting. Smaller rectangles produced by this splitting are able 
to fill up the idling time resulted from [4] and thus reducing the SoC test application 
time. However, due to its restriction of only vertical splitting being allowed, the 
rectangles might result in many idle test slots. 
 
 
Rectangle packing algorithm with TAM width flexibility has inspired the 
following research works that produce more optimized test scheduling algorithm. 
Random insertion (RAIN) scheduling algorithm introduced by Im et al in [6] achieved 
its optimization by random position insertion onto the sequence pair representation of 
rectangle placement. Ahn and Kang engaged ant colony optimization (ACO) approach 
to tackle the test scheduling problem that was formulated as a rectangle bin-packing 
problem [7]. But, little improvement was obtained compared to [6]. Yu et al. [8] 
proposed a two-stage genetic algorithm (GA) to solve the test scheduling problem that 
has been formulated into a two-dimension floor-plan problem with sequence pair 
architecture. It shows shorter test application time for two of the ITC’02 SoC benchmark 
circuits compared to [4] and [3]. A GA model for optimal test scheduling was then 
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proposed in [9] where the differential evolution and self-adaptive mutation were brought 
into the traditional genetic algorithm. However, no experiment is conducted on ITC’02 
benchmark. 
 
 
Besides TAM width constraint, Huang et al. [10] extended the rectangle 
representation concept into a three-dimensional bin-packing problem to include power 
constraints on the third axis and proposed a best-fit heuristic method to solve the 
problem. In [5], Xia et al. presented the algorithm of distributed rectangle packing for 
non-consecutive SoC TAM allocation to a core in the same time addressed the test 
scheduling issue under power constraints using  sequence pair representation together 
with evolutionary algorithm.  While Wu et al. [11] applied the B*-tree based floor-
planning technique to address the similar issue, Harmanani and Farah in [12] proposed 
an optimization method based on simulated annealing which can handle precedence 
constraints that preserve the desirable test ordering for SoC test scheduling with or 
without power constraints. Both [14] and [15] are taking design hierarchy constraints 
into consideration for SoC test scheduling optimization where [14] is based on simulated 
annealing technique and [15] is engaging GA approach. 
 
 
 
 
1.3  Problem Formulation 
 
 
This research is motivated by an improved memory allocation method introduced 
in [20] where the memory allocation problem is modeled by bin-packing algorithm with 
split-able items. Hence, in this thesis, the test scheduling problem is modeled as 
rectangle bin-packing problem with split-able rectangle. This work is an extension from 
rectangle packing in [2]. Different from [2] and [4], the rectangles in this research are 
split-able horizontally and vertically.   
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The SoC test scheduling problem that we address in this thesis is as follows. 
 
Definition 1 (SoC test scheduling problem) 
 
Input: A SoC benchmark with its test parameters including: 
1) The number of cores in the SoC, 
2) The number of primary inputs, primary outputs, bidirectional 
I/Os, test patterns, internal scans chains, and scan chain lengths 
for each core. 
 
Determine: 1) The optimum TAM width for each core,  
 2) The ordering of core test, and  
 3) The assignment of core TAM to SoC TAM partition. 
   
Output: 1) The optimum SoC TAM width, and  
2) The SoC test schedule with minimized test application time 
associated with the optimum SoC TAM width.  
 
 
 
 
1.4    Objectives 
 
 
The overall objective of this research is to develop the Enhanced Rectangle 
Packing test scheduling algorithm for shorter SoC test application time. This objective is 
modularized into the following sub-objectives. 
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1) To design the Enhanced Rectangle Packing test scheduling algorithm 
based on split-able bin-packing concept.  
2) To compare the total SoC test application time from enhanced rectangle 
packing algorithm over that of rectangle packing algorithm. 
 
 
 
 
1.5   Scope of Work 
 
 
1) The enhanced rectangle packing algorithm is designed and implemented in 
Microsoft Visual C++ Object Oriented programming language. 
2) The rectangle packing algorithm is implemented in Microsoft Visual C++ 
Object Oriented programming language. 
3) The effectiveness of algorithm is verified and compared over previous 
method on ITC'02 SoC test benchmarks. 
4) The proposed algorithm considers only testing time optimization without 
taking care of the power limitation. 
5) This algorithm involved only structural core test with no consideration on 
functional core test as well as the testing for interconnect.  
6) The algorithm assumes flatten SoC hierarchy is engaged during test mode 
whereby all cores are located in the same level.  
7) There is no dependency between cores during testing whereby each core can 
be tested independently and concurrently. 
8) The flexible test bus TAM architecture is employed in this project. 
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1.6  Research Contribution  
 
 
This thesis proposes a new algorithm to resolve SoC test scheduling problem. 
The enhanced rectangle packing algorithm is an extension from rectangle packing [4]. 
The suggested algorithm introduces flexible core partitioning which allow horizontal 
and vertical splitting of core rectangle representation. As a result of the capability of 
flexible core splitting, SoC test application time is successfully cut down by three to four 
percent for most of the benchmarks compared to the previous solution.   
 
 
In addition to this, since all the optimization algorithms suggested in previous 
works (as mentioned in section 1.2) are developed on top of the rectangle packing 
algorithm proposed in [4],  we believe that those works can achieve better result if they 
are redone based on the enhanced rectangle packing algorithm suggested in this thesis. 
 
 
 
 
1.7   Thesis Outline  
 
 
The work in this thesis is conveniently organized into six chapters. Chapter 1 
first presents the background and previous related works follows by motivation and 
problem formulation, research objectives, scope and contribution, before concludes with 
thesis organization. Chapter 2 briefly reviews on the basic theory related to SoC 
background which includes the core wrapper architecture and the test scheduling 
mechanism. The third chapter introduces the rectangle packing approach employed in 
SoC test scheduling, which served as the fundamental concept of the enhanced rectangle 
packing proposed in this thesis. Chapter 4 gives the details on the proposed enhanced 
rectangle packing algorithm while the experimental results are discussed in Chapter 5. In 
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the final chapter of this thesis, the research work is summarized and deliverables of 
research are presented. Suggestion for potential future extensions and improvement to 
SoC test scheduling is also stated. 
 
 
 
 
1.8  Summary  
 
 
In this chapter, an introduction was given on the background and motivation of 
the research.  The need for an efficient test scheduling for SoC test solution was 
discussed and several research objectives and scope had been identified. The following 
chapter will provide brief summaries on relevant background theories and literature 
reviews.  
 
